



Express Mail" mailing label number

EV 005610882 US

Date of Deposit February 7, 2002

PATENT

Case No. 10200/16

Client Ref. PM99002

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
APPLICATION FOR UNITED STATES LETTERS PATENT

INVENTORS:

Tinghao Frank Wang

TITLE:

METHOD FOR SELECTIVELY
ETCHING SILICON AND/OR METAL
SILICIDES

ATTORNEYS:

Jonathan Blanchard, Ph.D.
BRINKS HOFER GILSON & LIONE
P.O. Box 10395
Chicago, Illinois 60610
(312) 321-4200

METHOD FOR SELECTIVELY ETCHING SILICON AND/OR METAL SILICIDES

FIELD OF THE INVENTION

The present invention relates to the field of semiconductor device manufacturing processes and, in particular, to a tungsten silicide, chromium silicide and/or titanium silicide etch chemistry that is highly selective to poly-silicon and gate oxide structures.

BACKGROUND

One of the challenges facing designers of integrated circuits and other semiconductor devices is the need to continually reduce feature size dimensions so as to be able to improve feature densities on semiconductor (or other) wafers and/or dies. For example, one means by which feature density on a die has been improved is through the use of narrow gate electrodes with a tungsten silicide (WSi_x)/poly-Si stack structure. Such a gate structure provides a good poly/ SiO_2 interface, good thermal stability and low contact resistance.

However, forming such a narrow gate structure with a vertical profile and no trenching through the thin gate dielectric that lies beneath the WSi_x /poly-Si stack presents a significant challenge for dry etch processes. That is, the etch should be perfectly anisotropic so as to minimize the critical dimension loss and should exhibit high selectivity to the underlying gate oxide. In many cases, fluorine-based etching gases have been used for WSi_x /poly-Si etching because such chemistries provide a high etch rate for the WSi_x . However, these chemistries present a problem because they tend to exhibit a large amount of side etching and low selectivity to the gate oxide. Chlorine-based etching gases provide reduced side etching and higher selectivity to SiO_2 , however, the etch rate of the WSi_x is slower than that for fluorine-based chemistries.

SUMMARY OF THE INVENTION

In one embodiment, a metal silicide (e.g., WSi_x) layer is etched during fabrication of an integrated circuit in a Cl_2/O_2 environment having an O_2 concentration of greater than or equal to 25% (e.g., 25 - 75%) by volume. This environment may be provided at a pressure of approximately 2 - 40 mili-Torr, in a reactor with a source power of approximately 200 - 2000 (and in one example 400) Watts and a bias power of approximately 35 to 400 (and, in one example 50) Watts for approximately 30 seconds. In one particular example, the Cl_2/O_2 environment includes approximately 45 sccm Cl_2 and 30 sccm O_2 .

In a further embodiment, a metal silicide layer is etched during fabrication of an integrated circuit in an environment having a high concentration of O_2 so as to fully etch the WSi_x layer without etching an underlying poly-silicon layer. Preferably, the O_2 concentration is greater than or equal to 25% by volume.

In another embodiment, an integrated circuit includes a metal silicide layer etched within an environment that provides high selectivity to poly-silicon, for example an environment that includes a concentration of O_2 of at least 25% by volume (e.g., 45 sccm Cl_2 and 30 sccm O_2). The metal silicide layer may be a portion of a gate structure.

1176123
 1176124
 1176125
 1176126
 1176127
 1176128
 1176129
 1176130
 1176131
 1176132
 1176133
 1176134
 1176135
 1176136
 1176137
 1176138
 1176139
 1176140
 1176141
 1176142
 1176143
 1176144
 1176145
 1176146
 1176147
 1176148
 1176149
 1176150
 1176151
 1176152
 1176153
 1176154
 1176155
 1176156
 1176157
 1176158
 1176159
 1176160
 1176161
 1176162
 1176163
 1176164
 1176165
 1176166
 1176167
 1176168
 1176169
 1176170
 1176171
 1176172
 1176173
 1176174
 1176175
 1176176
 1176177
 1176178
 1176179
 1176180
 1176181
 1176182
 1176183
 1176184
 1176185
 1176186
 1176187
 1176188
 1176189
 1176190
 1176191
 1176192
 1176193
 1176194
 1176195
 1176196
 1176197
 1176198
 1176199
 1176200
 1176201
 1176202
 1176203
 1176204
 1176205
 1176206
 1176207
 1176208
 1176209
 1176210
 1176211
 1176212
 1176213
 1176214
 1176215
 1176216
 1176217
 1176218
 1176219
 1176220
 1176221
 1176222
 1176223
 1176224
 1176225
 1176226
 1176227
 1176228
 1176229
 1176230
 1176231
 1176232
 1176233
 1176234
 1176235
 1176236
 1176237
 1176238
 1176239
 1176240
 1176241
 1176242
 1176243
 1176244
 1176245
 1176246
 1176247
 1176248
 1176249
 1176250
 1176251
 1176252
 1176253
 1176254
 1176255
 1176256
 1176257
 1176258
 1176259
 1176260
 1176261
 1176262
 1176263
 1176264
 1176265
 1176266
 1176267
 1176268
 1176269
 1176270
 1176271
 1176272
 1176273
 1176274
 1176275
 1176276
 1176277
 1176278
 1176279
 1176280
 1176281
 1176282
 1176283
 1176284
 1176285
 1176286
 1176287
 1176288
 1176289
 1176290
 1176291
 1176292
 1176293
 1176294
 1176295
 1176296
 1176297
 1176298
 1176299
 1176300
 1176301
 1176302
 1176303
 1176304
 1176305
 1176306
 1176307
 1176308
 1176309
 1176310
 1176311
 1176312
 1176313
 1176314
 1176315
 1176316
 1176317
 1176318
 1176319
 1176320
 1176321
 1176322
 1176323
 1176324
 1176325
 1176326
 1176327
 1176328
 1176329
 1176330
 1176331
 1176332
 1176333
 1176334
 1176335
 1176336
 1176337
 1176338
 1176339
 1176340
 1176341
 1176342
 1176343
 1176344
 1176345
 1176346
 1176347
 1176348
 1176349
 1176350
 1176351
 1176352
 1176353
 1176354
 1176355
 1176356
 1176357
 1176358
 1176359
 1176360
 1176361
 1176362
 1176363
 1176364
 1176365
 1176366
 1176367
 1176368
 1176369
 1176370
 1176371
 1176372
 1176373
 1176374
 1176375
 1176376
 1176377
 1176378
 1176379
 1176380
 1176381
 1176382
 1176383
 1176384
 1176385
 1176386
 1176387
 1176388
 1176389
 1176390
 1176391
 1176392
 1176393
 1176394
 1176395
 1176396
 1176397
 1176398
 1176399
 1176400
 1176401
 1176402
 1176403
 1176404
 1176405
 1176406
 1176407
 1176408
 1176409
 1176410
 1176411
 1176412
 1176413
 1176414
 1176415
 1176416
 1176417
 1176418
 1176419
 1176420
 1176421
 1176422
 1176423
 1176424
 1176425
 1176426
 1176427
 1176428
 1176429
 1176430
 1176431
 1176432
 1176433
 1176434
 1176435
 1176436
 1176437
 1176438
 1176439
 1176440
 1176441
 1176442
 1176443
 1176444
 1176445
 1176446
 1176447
 1176448
 1176449
 1176450
 1176451
 1176452
 1176453
 1176454
 1176455
 1176456
 1176457
 1176458
 1176459
 1176460
 1176461
 1176462
 1176463

5

DETAILED DESCRIPTION

An etch chemistry for tungsten silicide, chromium silicide and/or titanium silicide that is highly selective to poly-silicon and gate oxide structures is disclosed herein. Although discussed with reference to certain illustrated embodiments, upon review of this specification, those of ordinary skill in the art will recognize that the present methods may find application in a variety of systems. For example, much of the following discussion will focus on a WSi_x etch, but it should be recognized that the techniques are equally applicable to a chromium silicide or titanium silicide etch. Therefore, in the following description the illustrated embodiments should be regarded as exemplary only and should not be deemed to be limiting in scope.

Through experiment, it has been determined that a Cl_2/O_2 -based etch chemistry wherein the O_2 concentration is greater than or equal to 25% (e.g., 25 - 75 %) by volume provides a WSi_x etch that is highly selective (e.g., a ratio of etch rates on the order of 30 or more) to poly-silicon, silicon, nitride and oxides (e.g., gate oxides). Indeed, oxide and nitride selectivities on the order of 100 or more have been observed. To more fully appreciate the present etch process, one should make reference to the layer structure presented in the accompanying figure.

As shown in the upper illustration of the figure, in creating gate structures a gate oxide layer 15 is grown (e.g., through thermal oxidation) over a substrate 10. Such gate oxide layers may be from 25 - 70Å thick. Next, a poly-Si layer 20 of approximately 1000Å is deposited over the oxide and a WSi_x layer 25 of approximately 1000Å is deposited thereover. On top of the WSi_x layer 25, a nitride mask layer 30 (e.g., approximately 2000Å thick) is deposited and patterned through the use of a conventional photoresist layer 35.

After patterning, the photoresist layer 35 is stripped off (see the second and third illustrations in sequence) and the etch of the WSi_x layer 25 can be commenced. The goal of this etch is to completely remove the WSi_x (except in those areas under the nitride mask) without etching the underlying poly-Si layer 20. As can be seen from the Nojiri article cited above, previous etch chemistries did not allow for the control of this etch so as to stop on the poly-Si. In other words, these previous etch chemistries were not selective between WSi_x and poly-Si.

The present etch chemistry, however, does provide a high degree of selectivity between WSi_x and poly-Si. As indicated above, a ratio of etch rates in WSi_x and poly-Si of 30:1 or more has been observed. This provides the high degree of selectivity needed to ensure that the etch can be stopped on the poly-Si layer 20 as desired. Afterwards, a conventional poly-Si etch and gate oxide removal process can be used to finish forming the gate structure.

The present WSi_x etch employs a Cl_2/O_2 chemistry, with a high concentration (e.g., greater than or equal to 25%, for example 25 - 75 %, by volume) of O_2 . Contrary to the results reported by Nojiri, under the present etch conditions it has been observed that even in such high O_2 concentration, WSi_x is etched. In one example, the etch was performed using a LAM 9400 high density plasma reactor, available from LAM Research of Fremont, CA. Prior to the Cl_2/O_2 etch, a brief (e.g., approximately 5 second) breakthrough etch using CF_4 was performed. Then, the Cl_2/O_2 etch was performed at a pressure of approximately 3 milli-Torr (mT) (or, more generally, a low pressure of approximately 2 - 40 mT), a source power of approximately 400 W (or, more generally, approximately 200 - 2000 W), a bias power of approximately 35 to 400 (e.g., 50) W, in an environment of approximately 45 sccm Cl_2 and 30 sccm O_2 for approximately 30 seconds. Note that in practice the etch time may vary

depending on the film thickness. Under the above conditions, a WSi_x etch rate of approximately 1639 Å/min was observed. The WSi_x layer (approximately 1000Å) was completely etched, while the underlying poly-Si layer was not etched to an observable degree.

5 The present etch chemistry for WSi_x provides an improved process window (over that provided by schemes of the past) for structures wherein WSi_x overlies a poly-Si layer. For example, the present etch process may be used during the patterning of gate structures or other structures during the fabrication of integrated circuit devices.

10 Thus a tungsten silicide etch chemistry that is highly selective to poly-silicon and gate oxide structures has been described. Although the foregoing description and accompanying figures discuss and illustrate specific embodiments, it should be appreciated that the present invention is to be measured only in terms of the claims that follow.